


Notes By ~ Kamal Kishor

Digital Electronics & Computer Organization

(BCA-204) - Compiled Study Notes & Exam Solutions

- [✓] Unit I: Number Systems & Logic Gates
- [✓] Unit II: Boolean Algebra & Arithmetic Circuits
- [✓] Unit III: Flip-Flops & Shift Registers
- [✓] Unit IV: Counters & Memory



Strictly based on class notes & past papers (May 2018, 2019).

Unit 1: Decimal to Base-X Conversions

Method: Divide number by base, record remainder.

Decimal to Binary $(25)_{10} \rightarrow (?)$

2	25		
2	12	---	rem 1
2	6	---	rem 0
2	3	---	rem 0
2	1	---	rem 1
	0	---	rem 1

Read Bottom to Up

Result: $(11001)_2$

Decimal to Octal $(80)_{10} \rightarrow (?)$

8	80		
8	10	---	rem 0
8	1	---	rem 2
	0	---	rem 1

Result: $(120)_8$

Decimal to Hex $(57)_{10} \rightarrow (?)$

16	57		
16	3	---	rem 9
	0	---	rem 3

Result: $(39)_{16}$

Fractional Part $(0.125)_{10} \rightarrow$ Binary

$$0.125 \times 2 = 0.25 \rightarrow \text{bit 0}$$

$$0.25 \times 2 = 0.5 \rightarrow \text{bit 0}$$

$$0.5 \times 2 = 1.0 \rightarrow \text{bit 1}$$

Result: $(0.001)_2$

Base-X to Decimal & Inter-Conversions

Formula: Sum of Weights (Digit x Base^{Power})


Binary to Decimal: $(1001)_2 = 1*2^3 + 0 + 0 + 1*2^0 = 8 + 1 = 9$

Octal to Decimal: $(65)_8 = 6*8^1 + 5*8^0 = 48 + 5 = 53$

Hex to Decimal: $(FF)_{16} = 15*16^1 + 15*16^0 = 240 + 15 = 255$






Base-7 to Decimal: $(56)_7 = 5*7^1 + 6*7^0 = 35 + 6 = 41$

Shortcuts (Grouping)



* Octal = 3 bits.
Hex = 4 bits.

Unit 1: Logic Gates - The Building Blocks

<u>Name</u>	<u>Symbol</u>	<u>Truth Table</u>	<u>Expression</u>															
AND		<table border="1"><thead><tr><th>A</th><th>B</th><th>Y</th></tr></thead><tbody><tr><td>✓ 0</td><td>✓ 1</td><td>✗ X</td></tr><tr><td>1</td><td>0</td><td>✗ X</td></tr><tr><td>1</td><td>✓ 1</td><td>✗ X</td></tr></tbody></table>	A	B	Y	✓ 0	✓ 1	✗ X	1	0	✗ X	1	✓ 1	✗ X	$Y = A \cdot B$			
A	B	Y																
✓ 0	✓ 1	✗ X																
1	0	✗ X																
1	✓ 1	✗ X																
OR		<table border="1"><thead><tr><th>A</th><th>B</th><th>Y</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></tbody></table>	A	B	Y	0	0	0	0	1	1	1	0	1	1	1	1	$Y = A + B$
A	B	Y																
0	0	0																
0	1	1																
1	0	1																
1	1	1																
NOT		<table border="1"><thead><tr><th>A</th><th>Y</th></tr></thead><tbody><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></tbody></table>	A	Y	0	1	1	0	$Y = A'$									
A	Y																	
0	1																	
1	0																	
NAND		<table border="1"><thead><tr><th>A</th><th>B</th><th>Y</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></tbody></table>	A	B	Y	0	0	1	0	1	1	1	0	1	1	1	0	$Y = (AB)'$
A	B	Y																
0	0	1																
0	1	1																
1	0	1																
1	1	0																
XOR		<table border="1"><thead><tr><th>A</th><th>B</th><th>Y</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></tbody></table>	A	B	Y	0	0	0	0	1	1	1	0	1	1	1	0	$Y = A (+) B$
A	B	Y																
0	0	0																
0	1	1																
1	0	1																
1	1	0																

Universal Gates =
NAND & NOR
(Can build anything
with just these!)

Unit II: Boolean Algebra Laws

Basic Rules:

$$A + 0 = A$$

$$A \cdot 1 = A$$

$$A + A' = 1$$

$$A \cdot A' = 0$$

$$\text{Commutative: } A + B = B + A$$

$$\text{Distributive: } A(B+C) = AB + AC$$

DeMorgan's Laws (Very Important!)

$$1. (AB)' = A' + B' \quad (\text{Bubbled OR})$$

$$2. (A+B)' = A' \cdot B' \quad (\text{Bubbled NAND})$$

Shannon Reduction (Decomposition):

$$F(A,B\dots) = A' \cdot F(0,B\dots) + A \cdot F(1,B\dots)$$

Consensus Law: Redundancy Theorem

Karnaugh Maps (K-Maps)

Visual Simplification Method

2-Variable

	B	0	1
A	0		
	1		

3-Variable

	BC	00	01	11	10
A	0				
	1				

4-Variable

	CD	00	01	11	10
AB	00				
	01				
	11				
	10				

• Rules

- Use Gray Code (00, 01, 11, 10) - Only 1 bit changes!
- Group sizes: 1, 2, 4, 8, 16 (Powers of 2)
- No Diagonals allowed.
- Groups can Wrap Around.

Solving K-Maps: SOP vs. POS

SOP (Sum of Products)

Group the 1s.

		BC			
		00	01	11	10
A	0	1	1	1	
	1			6	7

$A'C$
 AB

$$Z = A'C + AB$$

POS (Product of Sums)

Group the 0s.

		BC			
		00	01	11	10
A	0	0			0
	1	0	0		

$$(A+B)(A'+C)...$$

Minterm (m): 1 = A. Maxterm (M): 0 = A.


Arithmetic Circuits

Half Adder

$$\text{Sum} = A \text{ XOR } B$$

$$\text{Carry} = A \cdot B$$

Half Subtractor



$$\text{Diff} = A \text{ XOR } B$$

$$\text{Borrow} = A' \cdot B$$

Full Adder (3 bits)

$$\text{Sum} = A \text{ XOR } B \text{ XOR } C_{in}$$

$$\text{Carry} = AB + BC_{in} + AC_{in}$$

Made of 2 Half Adders + 1 OR Gate

Full Subtractor


$$\text{Diff} = A \text{ XOR } B \text{ XOR } C$$

$$\text{Borrow} = A'B + A'(B \text{ XOR } C) + BC$$

Data Handling Circuits


Multiplexer (MUX)

Many Inputs \rightarrow 1 Output



Demultiplexer (DeMUX)

1 Input \rightarrow Many Outputs




Decoder & Encoder

Decoder

n inputs $\rightarrow 2^n$ unique outputs

Ex: 3-to-8 Decoder


Encoder




Unit III: Sequential Logic & Latches

Combinational = Present Input only.

Sequential = Present Input + Past Output (Memory).



$S=0, R=0 \rightarrow$ No Change
 $S=1, R=0 \rightarrow$ Set (1)
 $S=0, R=1 \rightarrow$ Reset (0)
 $S=1, R=1 \rightarrow$ **INVALID**



Clocked SR Flip-Flop.

Notes By
~ Kamal Kishor

Flip-Flops: JK, D, T & Master-Slave

JK Flip-Flop

Fixes the SR invalid state.

- If $J=1, K=1 \rightarrow$ Toggle State
(Q becomes Q').

Race Around Condition

Problem in JK FF: If Clock is too long, output toggles uncontrollably.

Solution: Master-Slave JK Flip-Flop.

D Flip-Flop (Data/Delay)

Single input. $Q(\text{next}) = D$.

Used for storage.

T Flip-Flop (Toggle)


Connect J & K together.

Excitation Table Summary

D:	0 \rightarrow 0 (0)	0 \rightarrow 1 (1)
	1 \rightarrow 0 (0)	1 \rightarrow 1 (1)

Shift Registers

Data Storage & Movement




1. **SISO** (Serial In Serial Out) - **Slowest**
2. **SIPO** (Serial In Parallel Out)
3. **PISO** (Parallel In Serial Out)
4. **PIPO** (Parallel In Parallel Out) - **Fastest**

Bi-Directional Register can shift Left or Right.

Unit IV: Counters


Asynchronous (Ripple) Counter

- Output of FF 1 is the Clock for FF 2.
- Pros: Simple.
- Cons: Slow (Delay).



Synchronous Counter


- All FFs clocked simultaneously.
- Faster operation.



Terms:

- Modulus (Mod): Number of states (e.g., Mod-10).
- Ring Counter: Feedback loop.
- Johnson Counter: Twisted Ring.

Memory Organization



Cache Memory = Small, high-speed bridge between CPU and RAM.

Important Exam Questions (Past Papers)

Question 1: Explain how 3 to 8 decoder function can be obtained from a demultiplexer.

(Cite: [Pasted from <IMAGE 0>])

Question 2: Simplify Boolean function:

$F(ABCD) = \text{Sum}(0,2,3,6,7) + \text{Don't Care}(8,10,11,15)$.

(Cite: [Pasted from <IMAGE 1>])

Question 4: Give the truth table and symbol for X-OR logic gate.

(Cite: [Pasted from <IMAGE 2>])

Question 3: What is race around condition? Construct master slave flip-flop.

(Cite: [Pasted from <IMAGE 1>])

Question 5: Implement a full-subtractor with two half-subtractors and an OR-gate.

(Cite: [Pasted from <IMAGE 3>])

Practice these for the final!

Notes By ~ Kamal Kishor